- 您现在的位置：买卖IC网 > Sheet目录344 > MSC8144ADS (Freescale Semiconductor)ADS FOR MSC8144 DEVICE
Electrical Characteristics
2.6.5.8
Eye Template Measurements
For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud
frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT)
defined in Annex 48A of IEEE Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive
directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined
in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0.
The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10 –12 . The eye pattern
shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of
the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be 100 Ω
resistive ± 5% differential to 2.5 GHz.
2.6.5.9
Jitter Test Measurements
For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is
applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in
Annex 48A of IEEE Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and
opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A.
Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be
measured with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance
setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE Std.
802.3ae.
2.6.5.10
Transmit Jitter
Transmit jitter is measured at the driver output when terminated into a load of 100 Ω resistive ± 5% differential to 2.5 GHz.
2.6.5.11
Jitter Tolerance
Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum
of deterministic and random jitter defined in Section 2.6.5.9 and then adjusting the signal amplitude until the data eye contacts
the 6 points of the minimum eye opening of the receive template shown in Figure 14 and Table 35 . Note that for this to occur,
the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter)
about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using
a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter
specified in Section 8.6 is then added to the signal and the test load is replaced by the receiver being tested.
2.6.6
PCI Timing
This section describes the general AC timing parameters of the PCI bus. Table 36 provides the PCI AC timing specifications.
Table 36. PCI AC Timing Specifications
33 MHz
66 MHz
Parameter
Symbol
Unit
Min
Max
Min
Max
Output delay
High-Z to Valid Output delay
Valid to High-Z Output delay
Input setup
Input hold
t PCVAL
t PCON
t PCOFF
t PCSU
t PCH
2.0
2.0
—
7.0
0
11.0
—
28
—
—
1.0
1.0
—
3.0
0
6.0
—
14
—
—
ns
ns
ns
ns
ns
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 16
50
Freescale Semiconductor
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
MSC8156EVM
EVAL MODULE FOR MSC8156 LC
MSL1060AW
IC LED DRIVER 6 STRING
MSL1061AV
IC LED DRIVER 6 STRING
MSL2041GU
IC LED DRIVER 4 STRING
MSL2100BR
IC LED DRIVER 8 STRING
MSL2160DQ
IC LED DRIVER 16 STRING
MSL2162DQ
IC LED DRIVER 16 STRING
MSL3082CS
IC LED DRIVER 8 STRING
相关代理商/技术参数
MSC8144AMC-SA
制造商:Freescale Semiconductor 功能描述:BOARD AMC SGL WIDTH MSC8144 DSP
MSC8144E
制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor
MSC8144EC
制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor
MSC8144ESVT1000B
制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA BOX - Trays 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA
MSC8144ESVT800A
制造商:Freescale Semiconductor 功能描述:DSP 32BIT 800MHZ 800MIPS 783FCBGA - Trays
MSC8144ESVT800B
制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 800MHZ 800MIPS 783-PIN FCBGA EACH - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA
MSC8144ETVT1000A
制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA - Bulk
MSC8144ETVT1000B
制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA EACH - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA